| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M34116 bảng dữ liệu(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M34116 bảng dữ liệu(HTML) 12 Page - STMicroelectronics |
|
12 / 23 page ![]() M34116 INSTRUCTION SET (continued) INSTRUCTION 6: M34116 STATUS The Status instruction can be used to read the contents of the instruction register and of the tone and melody registers. Two byte are needed: Control Signal Data Bus CS RD C/D WR D7 D6 D5 D4 D3 D2 D1 D0 0 1 0 0 C5 C4 C3 C2 C1 C0 01 10 0 110 y C5–C0: Channel number (0–63) After sending this instruction a variable number of Read can be sent depending on the type of operation that performs the channel (conference, transparent, tone, or melody). The first 3 Read, common to all type of operation, will send on the Data Bus the following data relative to the channel (C5–C0): Control Signal Data Bus CS RD C/D WR D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 1 IT PT P4 P3 P2 P1 P0 0 0 0 1 AI4 AI3 AI2 AI1 AI0 0 0 0 1 AO4 AO3 AO2 AO1 AO0 Note: P4–P0 = 0 means that the channel is disconnected so any following data read is meaningless. P4–P0 = 1 to 29 is the conference number. P4–P0 = 30 means that the channel operation is Tone or Melody. P4–P0 = 31 means that the channel operation is transparent connection. If the channel operation is Tone or Melody (P4 – P0 = 30) then the subsequent Read will send on the Data Bus the couples of Step/Time: Control Signal Data Bus CS RD C/D WR D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 1 S17 S16 S15 S14 S13 S12 S11 S10 0 0 0 1 T17 T16 T15 T14 T13 T12 T11 T10 0 0 0 1 S27 S26 S25 S24 S23 S22 S21 S20 0 0 0 1 T27 T26 T25 T24 T23 T22 T21 T20 :: : :::::: ::: Notes: –Tone and Melody status reading ends if an all 1’s Step value is found, otherwise the reading is cyclic. –The minimum time from the rising edge of the WR (with opcode) to the falling edge of first RD is 4clock periods (6clock periods if E = 1) unless the selected channel has been disconnected. In this case, one time frame must exist between the disconnect command and the read status command. The RD period is minimum 4clock periods (6clock periods if E = 1). – for both modes (M34116 and M116) the minimum time between two successive rising edges of the WR with opcode (C/D = 1) is 4clock periods (6clock periods if E = 1). E: Extra bit indication in ”Operating mode” instruction. M34116 12/23 |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |