công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TDA7500A bảng dữ liệu(PDF) 27 Page - STMicroelectronics

tên linh kiện TDA7500A
Giải thích chi tiết về linh kiện  DIGITAL AM/FM SIGNAL PROCESSOR
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7500A bảng dữ liệu(HTML) 27 Page - STMicroelectronics

Back Button TDA7500A Datasheet HTML 23Page - STMicroelectronics TDA7500A Datasheet HTML 24Page - STMicroelectronics TDA7500A Datasheet HTML 25Page - STMicroelectronics TDA7500A Datasheet HTML 26Page - STMicroelectronics TDA7500A Datasheet HTML 27Page - STMicroelectronics TDA7500A Datasheet HTML 28Page - STMicroelectronics TDA7500A Datasheet HTML 29Page - STMicroelectronics TDA7500A Datasheet HTML 30Page - STMicroelectronics TDA7500A Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 40 page
background image
27/40
TDA7500A
SAMPLE RATE CONVERTER
Fsin/Fsout = 1 (44.1KHz)
RDS TIMING
The RDS block adhere to the timings defined by the RDS standard EN50067. More information are also available in the dedicated Appllication
Note.
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
THD+N
Total Harmonic Distortion +
Noise
20Hz to 20kHz, Full Scale, 16 bit inp.
-98
dB
20Hz to 20kHz, Full Scale, 20 bit inp.
-101
dB
1 kHz
Full Scale, 16 bit inp.
-98
dB
10 kHz
Full Scale, 16 bit inp.
-98
dB
1 kHz
Full Scale, 20 bit inp.
-109
dB
10 kHz
Full Scale, 20 bit inp
-102
dB
DR
Dynamic Range
1 kHz -60 dB - 16 bit inp.,A-Weighted
98
dB
1 kHz -60 dB - 20 bit inp.,A-Weighted
120
dB
IPD
Interchannel Phase Deviation
0
Degree
fc
Cutoff Frequency
@ -3 dB
20
Hz
Rp
Pass Band Ripple
from 0 to 20kHz
-0.05
+0.05
dB
Rs
Stopband Attenuation
@24.1kHz
-105
dB
Tg
Group Delay
Fsout = 44.1 kHz
612
µs
Fratio
Fsin / Fsout
0.7
1.05
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
Fcrystal
Crystal Frequency
First mode
-
8.55
-
MHz
Second mode
-
8.664
-
MHz
tbclk
RDS SPI Bit Clock
(TDSP is the period of the dsp core)
3TDSP
--
ns
tdis
SPI Disable time between 2
transfers
3TDSP
--
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com