M14C64 datasheet(8/14 Pages) STMICROELECTRONICS

8 / 14 page

M14C64, M14C32

8/14

Random Address Read

A dummy write is performed to load the address

into the address counter, as shown in Figure 9.

This is followed by another START condition from

the master and the device select is repeated with

the RW bit set to ‘1’. The memory acknowledges

this, and outputs the byte addressed. The master

must

not acknowledge the byte output, and termi-

nates the transfer with a STOP condition.

Sequential Read

This mode can be initiated with either a Current

Address Read or a Random Address Read. How-

ever, in this case the master

does acknowledge

Current Address Read

The memory has an internal address counter.

Each time a byte is read, this counter is increment-

ed. For the Current Address Read mode, following

a START condition, the master sends a device se-

lect with the RW bit set to ‘1’. The memory ac-

knowledges this, and outputs the byte addressed

by the internal address counter. The counter is

then incremented. The master must

not acknowl-

edge the byte output, and terminates the transfer

with a STOP condition, as shown in Figure 9.

Figure 9. Read Mode Sequences

Note: 1. The seven most significant bits of the Device Select bytes of a Random Read (in the 1st and 4th bytes) must be identical.

DEV SEL *

BYTE ADDR

DEV SEL

DATA OUT 1

AI01105C

DATA OUT N

CURRENT

ADDRESS

READ

DEV SEL

DATA OUT

RANDOM

ADDRESS

READ

DEV SEL *

DATA OUT

SEQUENTIAL

CURRENT

READ

DATA OUT N

DEV SEL *

BYTE ADDR

SEQUENTIAL

RANDOM

READ

DEV SEL *

DATA OUT 1

ACK

R/W

NO ACK

ACK

R/W

ACK

R/W

ACK

NO ACK

R/W

NO ACK

ACK

R/W

ACK

R/W

ACK

NO ACK

M14C64 bảng dữ liệu(PDF) 8 Page - STMicroelectronics

M14C64 bảng dữ liệu(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

bảng dữ liệu tải về

Link URL