AT25SF641B datasheet(21/62 Pages) RENESAS

21 / 62 page

DS-AT25SF641B-191 Rev. K

Page 21

2025-12-12

AT25SF641B Datasheet

7.5.1

Quad-I/O Fast Read Array (EBh) with Continuous Read Mode

The Fast Read Quad I/O command can further reduce command overhead through setting the Continuous Read

Mode bits (M7-0) after the input Address bits (A23-0), as shown in Figure 11. The upper nibble (M7-4) of the

Continuous Read Mode bits controls the length of the next Fast Read Quad I/O command through the inclusion,

or exclusion, of the first byte command code. The lower nibble bits (M3-0) of the Continuous Read Mode bits are

don't care. However, the IO pins must be high-impedance prior to the falling edge of the first data out clock. If the

Continuous Read Mode bits M5-4 = (1,0), the next Quad-I/O Read Array command (after CS is raised and then

lowered) does not require the EBh command code, as shown in Figure 12. This reduces the command sequence

by eight clocks and allows the Read address to be immediately entered after CS is asserted low. If the Continuous

Read Mode

bits M5-4 do not equal to (1,0), the next command (after CS is raised and then lowered) requires the

first byte command code, thus returning to normal operation. A Continuous Read Mode Reset command can also

be used to reset M7-0 before issuing normal commands.

Figure 12. Quad I/O Read Array with Continuous Read Mode (Previous Command Set M5, M4 = 1,0)

I/O0

SCK

I/O1

410 11

A20 A16 A12 A8

A23-A16 A15-A8

A21 A17 A13 A9

Byte 1

Byte 2

I/O2

A22 A18 A14 A10

D2 D6

I/O3

A23 A19 A15 A11

D3 D7

14 15

A4 A0 M4 M0

A7-A0

M7-M0

A6 A2 M6 M2

A7 A3 M7 M3

A5 A1 M5 M1

Dummy

Mode 3

Mode 0

AT25SF641B bảng dữ liệu(PDF) 21 Page - Renesas Technology Corp

AT25SF641B bảng dữ liệu(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL