STM32L4P5CEU6PTR datasheet(29/311 Pages) STMICROELECTRONICS

29 / 311 page

DS12903 Rev 2

29/311

STM32L4P5xx

Functional overview

Stop 1

LPR

Off

LSE

LSI

BOR, PVD, PVM

RTC, IWDG

COMPx (x=1,2)

DAC1

OPAMPx (x=1,2)

USARTx (x=1...5)(6)

LPUART1(6)

I2Cx (x=1...4)(7)

LPTIMx (x=1,2)

***

All other peripherals are

frozen

Reset pin, all I/Os

BOR, PVD, PVM

RTC, IWDG

COMPx (x=1..2)

USARTx

(x=1...5)(6)

LPUART1(6)

I2Cx (x=1...4)(7)

LPTIMx (x=1,2)

OTG_FS(8)

Stop 2

LPR

Off

LSE

LSI

BOR, PVD, PVM

RTC, IWDG

COMPx (x=1..2)

I2C3(7)

LPUART1(6)

LPTIMx (x=1,2)

***

All other peripherals are

frozen

Reset pin, all I/Os

BOR, PVD, PVM

RTC, IWDG

COMPx (x=1..2)

I2C3(7)

LPUART1(6)

LPTIMx (x=1,2)

Standby

LPR

Powered

Off

SRAM2

LSE

LSI

BOR, RTC, IWDG

***

All other peripherals are

powered off

***

I/O configuration can be

floating, pull-up or pull-

down

Reset pin

5 I/Os (WKUPx)(9)

BOR, RTC, IWDG

OFF

Powered

Off

Shutdown

OFF

Powered

Off

Powered

Off

LSE

RTC

***

All other peripherals are

powered off

***

I/O configuration can be

floating, pull-up or pull-

down(10)

Reset pin

5 I/Os (WKUPx)(9)

RTC

1. LPR means Main regulator is OFF and Low-power regulator is ON.

2. All peripherals can be active or clock gated to save power consumption.

3. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.

4. The SRAM1, SRAM2 and SRAM3 clocks can be gated on or off independently.

5. SMPS mode can be used in Stop 0 mode, but no significant power gain can be expected.

6. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or

received frame event.

7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.

8. OTG_FS wakeup by resume from suspend and attach detection protocol event.

Table 4. STM32L4P5xx modes overview (continued)

Mode

Regulator(1)

CPU

Flash

SRAM

Clocks

DMA and peripherals(2)

Wakeup source

STM32L4P5CEU6PTR bảng dữ liệu(PDF) 29 Page - STMicroelectronics

STM32L4P5CEU6PTR bảng dữ liệu(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL