| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HV9989 bảng dữ liệu(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
HV9989 bảng dữ liệu(HTML) 3 Page - Microchip Technology |
|
3 / 21 page ![]() 2014-2026 Microchip Technology Inc. and its subsidiaries DS20005296C-page 3 HV9989 1.0 ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS † VIN to GND........................................................-0.5V to +45V VDD to GND, VDD 1-3 to GND..........................--0.3V to +10V All other pins to GND .............................-0.3V to (VDD + 0.3V) Operating temperature....................................-40°C to +85°C Storage temperature .....................................-65°C to +150°C Continuous power dissipation (TA = +25°C) ............4000 mW † Notice: Stresses above those listed under “Absolute Maxi- mum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indi- cated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. 1.1 ELECTRICAL SPECIFICATIONS TABLE 1-1: ELECTRICAL CHARACTERISTICS (SHEET 1 OF 3)1 Symbol Parameter Note Min Typ Max Units Conditions Input VINDC Input DC supply voltage 1 10 — 40 V DC input voltage IINSD Shut-down mode supply current 1 — — 500 μA EN = 0.8V IIN Supply current — — — 4.5 mA EN ≥ 2.0V; PWMD1 = PWMD2 = PWMD3 = GND Internal Regulator VDD Internally regulated voltage 1 7.0 — 8.1 V VIN= 11V; EN = GND; External IDD = 30mA Δ VDD Load regulation — — — 80 mV VIN= 11V; EN = GND; External IDD(A) = 10mA, IDD(B) = 30mA Δ VDD = VDD(A) - VDD(B) UVLO VDD under voltage lockout threshold — 5.9 — 6.4 V VDD falling UVLOHYST VDD under voltage hystere- sis — - 500 - mV VDD rising PWM Dimming (PWMD1, PWMD2 and PWMD3) VPWMD(lo) PWMD input low voltage 1 — — 0.8 V — VPWMD(hi) PWMD input high voltage 1 2.0 — — V — RPWMD PWMD pull down resistor — 80 — 160 kΩ VPWMD = 5.0V Td Delay time to PWMD latch 2 50 — 150 ns — TDP DMAX inhibit delay 2 — 400 — ns — Note 1: Applies over the full operating ambient temperature range of 0°C < TA < +85°C. 2: For design guidance only. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |