| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32F101X8 bảng dữ liệu(PDF) 68 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101X8 bảng dữ liệu(HTML) 68 Page - STMicroelectronics |
|
68 / 101 page ![]() Electrical characteristics STM32F101x8, STM32F101xB 68/101 DocID13586 Rev 17 5.3.17 12-bit ADC characteristics Unless otherwise specified, the parameters given in Table 41 are derived from tests performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions summarized in Table 8. Note: It is recommended to perform a calibration after each power-up. Table 41. ADC characteristics Symbol Parameter Conditions Min Typ Max Unit VDDA Power supply - 2.4 - 3.6 V VREF+ Positive reference voltage - 2.4 - VDDA V IVREF Current on the VREF input pin - - 160(1) 220(1) µA fADC ADC clock frequency - 0.6 - 14 MHz fS(2) Sampling rate - 0.05 - 1 MHz fTRIG(2) External trigger frequency fADC = 14 MHz - - 823 kHz -- - 17 1/fADC VAIN Conversion voltage range(3) - 0 (VSSA or VREF- tied to ground) -VREF+ V RAIN(2) External input impedance See Equation 1 and Table 42 for details -- 50 RADC(2) Sampling switch resistance - - - 1 CADC(2) Internal sample and hold capacitor -- - 8 pF tCAL(2) Calibration time fADC = 14 MHz 5.9 µs -83 1/fADC tlat(2) Injection trigger conversion latency fADC = 14 MHz - - 0.214 µs -- - 3(4) 1/fADC tlatr(2) Regular trigger conversion latency fADC = 14 MHz - - 0.143 µs -- - 2(4) 1/fADC tS(2) Sampling time fADC = 14 MHz 0.107 - 17.1 µs 1.5 - 239.5 1/fADC tSTAB(2) Power-up time - 0 0 1 µs tCONV(2) Total conversion time (including sampling time) fADC = 14 MHz 1 - 18 µs - 14 to 252 (tS for sampling +12.5 for successive approximation) 1/fADC 1. Based on characterization results, not tested in production. 2. Guaranteed by design, not tested in production. 3. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package. Refer to Section 3: Pinouts and pin description for further details. 4. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 41. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |