công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

TMP411DADDFR bảng dữ liệu(PDF) 11 Page - Texas Instruments

tên linh kiện TMP411DADDFR
Giải thích chi tiết về linh kiện  TMP411 ±1°C and TMP411D ±0.8°C Remote and Local Temperature Sensor With N-Factor and Series Resistance Correction
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI2 [Texas Instruments]
Trang chủ  https://www.ti.com
Logo TI2 - Texas Instruments

TMP411DADDFR bảng dữ liệu(HTML) 11 Page - Texas Instruments

Back Button TMP411DADDFR Datasheet HTML 7Page - Texas Instruments TMP411DADDFR Datasheet HTML 8Page - Texas Instruments TMP411DADDFR Datasheet HTML 9Page - Texas Instruments TMP411DADDFR Datasheet HTML 10Page - Texas Instruments TMP411DADDFR Datasheet HTML 11Page - Texas Instruments TMP411DADDFR Datasheet HTML 12Page - Texas Instruments TMP411DADDFR Datasheet HTML 13Page - Texas Instruments TMP411DADDFR Datasheet HTML 14Page - Texas Instruments TMP411DADDFR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 61 page
background image
6.7 Timing Characteristics
FAST MODE
HIGH-SPEED MODE
UNIT
MIN
MAX
MIN
MAX
f(SCL)
SCL operating frequency
0.001
0.4
0.001
3.4
MHz
t(BUF)
Bus free time between STOP and START
condition
600
160
ns
t(HDSTA)
Hold time after repeated START condition.
After this period, the first clock is generated.
100
100
ns
t(SUSTA)
Repeated START condition setup time
100
100
ns
t(SUSTO)
STOP condition setup time
100
100
ns
t(HDDAT)
Data hold time
0(1)
0(2)
ns
t(SUDAT)
Data setup time
TMP411 (Legacy chip)
100
10
ns
TMP411 (New chip)
TMP411D
100
20
t(LOW)
SCL clock LOW period
1300
160
ns
t(HIGH)
SCL clock HIGH period
600
60
ns
tF
Clock and data fall time
300
160
ns
tR
Clock and data rise time
300
160
ns
SCLK ≤ 100kHz
1000
ns
(1)
For cases with an SCL fall time of less than 20ns, or an SDA rise or fall time of less than 20ns, the hold time must be greater than
20ns.
(2)
For cases with an SCL fall time of less than 10ns, or an SDA rise or fall time of less than 10ns, the hold time must be greater than
10ns.
6.8 Two-Wire Timing Diagram
t(BUF)
SDA
SCL
P
S
S
t(HDSTA)
t(HDDAT)
t(HIGH)
t(SUSTA)
t(SUDAT)
t(LOW)
t(HDSTA)
t(SUSTO)
tR
tF
P
Figure 6-1. Two-Wire Timing Diagram
www.ti.com
TMP411, TMP411D
SBOS383E – DECEMBER 2006 – REVISED JULY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: TMP411 TMP411D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com