FC106 datasheet(20/32 Pages) STMICROELECTRONICS

tên linh kiện	FC106

Giải thích chi tiết về linh kiện	Fibre Channel Transceiver 1.0625 GBaud

PDF	32 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

20 / 32 page

FC106

Revision 1.2

20/32

September 98

Timing Specifications

All AC measurements are made from the reference voltage level of the clock (1.4 volts), to

the valid input or output data levels.

6.1

Transmit interface timing and latency

Figure 6.1

Transmit interface timing and latency

Table 6.1

Transmit interface timing characteristics

Parameter

Description

Min

Typ

Max

Units

Fref=1/Tref

Reference clock frequency

100

106.25 110

MHz

tol

Frequency tolerance (dispersion between

REFCLK of transmitter and receiver chips)

100

+ 100

ppm

REFCLK Clock Rise Time (0.8 to 2V)

0.6

2.4

REFCLK Clock Fall Time (0.8 to 2V)

0.6

2.4

CLKJIT

REFCLK Jitter

REFCLK duty Cycle

Tsu_tx

Data set-up to a rising edge of REFCLK

Th_tx

Data hold after a rising edge of REFCLK

1.5

TX-Tr,Tf

Parallel data rise and fall time (10 pF load)

0.6

TELA

Data Emission Latency (delay from the initial

10-bit word load to the serial transmission of bit 0)

1 REFCLK

cycle + 8 ns

VALID

DATA 3

TX[0:9]

REFCLK

Tsu_tx

Th_tx

Tref

VALID

DATA 1

VALID

DATA 2

1.4V

2.0V

0.8V

TX+

bit 0 of parallel in-

put (TX0 of DATA 1)

TELA

FC106 bảng dữ liệu(PDF) 20 Page - STMicroelectronics

FC106 bảng dữ liệu(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL