| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM8AF6268ITCU bảng dữ liệu(PDF) 69 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8AF6268ITCU bảng dữ liệu(HTML) 69 Page - STMicroelectronics |
|
69 / 99 page ![]() DocID14952 Rev 11 69/99 STM8AF6246/48/66/68 Electrical characteristics 93 10.3.8 TIM 1, 2, 3, and 4 timer specifications Subject to general operating conditions for VDD, fMASTER, and TA unless otherwise specified. 10.3.9 SPI serial peripheral interface Unless otherwise specified, the parameters given in Table 38 are derived from tests performed under ambient temperature, fMASTER frequency and VDD supply voltage conditions. tMASTER = 1/fMASTER. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO). Table 37. TIM 1, 2, 3, and 4 electrical specifications Symbol Parameter Conditions Min Typ Max Unit fEXT Timer external clock frequency(1) 1. Not tested in production. On 64 Kbyte devices, the frequency is limited to 16 MHz. -- - 16 MHz Table 38. SPI characteristics Symbol Parameter Conditions Min Max Unit fSCK 1/tc(SCK) SPI clock frequency Master mode 0 10 MHz Slave mode VDD < 4.5 V 0 6(1) VDD = 4.5 V to 5.5 V 0 8(1) tr(SCK) tf(SCK) SPI clock rise and fall time Capacitive load: C = 30 pF - 25(2) ns tsu(NSS)(3) NSS setup time Slave mode 4 * tMASTER - th(NSS)(3) NSS hold time Slave mode 70 - tw(SCKH)(3) tw(SCKL)(3) SCK high and low time Master mode tSCK/2 - 15 tSCK/2 + 15 tsu(MI)(3) tsu(SI)(3) Data input setup time Master mode 5 - Slave mode 5 - th(MI)(3) th(SI)(3) Data input hold time Master mode 7 - Slave mode 10 - ta(SO)(3)(4) Data output access time Slave mode - 3* tMASTER tdis(SO)(3)(5) Data output disable time Slave mode 25 tv(SO)(3) Data output valid time Slave mode (after enable edge) VDD < 4.5 V - 75 VDD = 4.5 V to 5.5 V - 53 tv(MO)(3) Data output valid time Master mode (after enable edge) - 30 th(SO)(3) Data output hold time Slave mode (after enable edge) 31 - th(MO)(3) Master mode (after enable edge) 12 - 1. fSCK < fMASTER/2. 2. The pad has to be configured accordingly (fast mode). |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |