LP5569ARTWR datasheet(48/93 Pages) TI2

48 / 93 page

LP5569

SNVSAP8A – JULY 2017 – REVISED SEPTEMBER 2017

www.ti.com

Product Folder Links: LP5569

Submit Documentation Feedback

Table 27. LED8_CONTROL Register Field Descriptions (continued)

Bit

Field

Type

Reset

Description

exp_en8

R/W

0 = Linear adjustment (default)

1 = Exponential adjustment

This bit is effective for both the program execution engine control

and direct PWM control.

external_power8

R/W

0 = LED is powered by charge pump (default)

1 = LED is powered by external power source

1–0

RESERVED

R/W

8.6.1.13 LED0_PWM Register (Address = 16h) [reset = 0h]

LED0_PWM is shown in Figure 39 and described in Table 28.

Return to Summary Table.

LED0 PWM Register

This is the PWM duty cycle control for the LED0 output.

Figure 39. LED0_PWM Register

pwm0

R/W-0h

Table 28. LED0_PWM Register Field Descriptions

Bit

Field

Type

Reset

Description

7–0

pwm0

R/W

00h = 0% duty cycle (default)

...

80h = 50% duty cycle

...

FFh = 100% duty cycle

8.6.1.14 LED1_PWM Register (Address = 17h) [reset = 0h]

LED1_PWM is shown in Figure 40 and described in Table 29.

Return to Summary Table.

LED1 PWM Register

This is the PWM duty cycle control for the LED1 output.

Figure 40. LED1_PWM Register

pwm1

R/W-0h

Table 29. LED1_PWM Register Field Descriptions

Bit

Field

Type

Reset

Description

7–0

pwm1

R/W

00h = 0% duty cycle (default)

...

80h = 50% duty cycle

...

FFh = 100% duty cycle

LP5569ARTWR bảng dữ liệu(PDF) 48 Page - Texas Instruments

LP5569ARTWR bảng dữ liệu(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

bảng dữ liệu tải về

Link URL