LP5030 datasheet(22/62 Pages) TI2

22 / 62 page

LP5030, LP5036

SLVSEH1B – SEPTEMBER 2018 – REVISED JANUARY 2019

www.ti.com

Product Folder Links: LP5030 LP5036

Submit Documentation Feedback

Table 3. Chip Address (continued)

SLAVE ADDRESS

R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Broadcast

1 or 0

8.5.1.5 Control-Register Write Cycle

•

The master device generates a start condition.

•

The master device sends the slave address (7 bits) and the data direction bit (R/W = 0).

•

The slave device sends an acknowledge signal if the slave address is correct.

•

The master device sends the control register address (8 bits).

•

The slave device sends an acknowledge signal.

•

The master device sends the data byte to be written to the addressed register.

•

The slave device sends an acknowledge signal.

•

If the master device sends further data bytes, the control register address of the slave is incremented by 1

after the acknowledge signal. To reduce program load time, the device supports address auto incrementation.

The register address is incremented after each 8 data bits.

•

The write cycle ends when the master device creates a stop condition.

Figure 19. Write Cycle

8.5.1.6 Control-Register Read Cycle

•

The master device generates a start condition.

•

The master device sends the slave address (7 bits) and the data direction bit (R/W = 0).

•

The slave device sends an acknowledge signal if the slave address is correct.

•

The master device sends the control register address (8 bits).

•

The slave device sends an acknowledge signal.

•

The master device generates a repeated-start condition.

•

The master device sends the slave address (7 bits) and the data direction bit (R/W = 1).

•

The slave device sends an acknowledge signal if the slave address is correct.

•

The slave device sends the data byte from the addressed register.

•

If the master device sends an acknowledge signal, the control-register address is incremented by 1. The

slave device sends the data byte from the addressed register. To reduce program load time, the device

supports address auto incrementation. The register address is incremented after each 8 data bits.

•

The read cycle ends when the master device does not generate an acknowledge signal after a data byte and

generates a stop condition.

Figure 20. Read Cycle

LP5030 bảng dữ liệu(PDF) 22 Page - Texas Instruments

LP5030 bảng dữ liệu(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL