| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STA1080 bảng dữ liệu(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA1080 bảng dữ liệu(HTML) 92 Page - STMicroelectronics |
|
92 / 127 page ![]() Electrical Characteristics STA108x, STA109x 92/127 DS13319 Rev 2 4.19.2 Clock Constraint A frequency clock relationship must be always respected in the configuration of HCLK and SQI_CLK. This condition must be respected to ensure that the system works correctly in all voltage, temperature and process conditions. PLL1 SSCG (Spread Spectrum Clock Generation) Disabled Figure 31. PLL1 Clock Diagram (SSCG Disabled) The constraint to be respected is: PLL1 SSCG (Spread Spectrum Clock Generation) Enabled Figure 32. PLL1 Clock Diagram (SSCG Enabled) The constraint to be respected is: If the Spread Spectrum clock modulation is applied in the configuration of PLL1, the real clock will be modulated between HCLK and HCLKMIN, so the minimum frequency of HCLK (HCLKMIN) will be lower than HCLK by 2 % or 4 % depending on the configured modulation width. With respect to HCLK, the constraint is expressed as: where SSCG = 0, 0.02, 0.04 HCLK SQI_CLK 2 ---------------------------- 1.15 HCLKMIN SQI_CLK 2 ---------------------------- 1.15 HCLK SQI_CLK 2 ---------------------------- 1.15 1 SSCG – --------------------------- |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |