công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

EF6805P2 bảng dữ liệu(PDF) 16 Page - STMicroelectronics

tên linh kiện EF6805P2
Giải thích chi tiết về linh kiện  8-BIT MICROCOMPUTER UNIT
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

EF6805P2 bảng dữ liệu(HTML) 16 Page - STMicroelectronics

Back Button EF6805P2 Datasheet HTML 12Page - STMicroelectronics EF6805P2 Datasheet HTML 13Page - STMicroelectronics EF6805P2 Datasheet HTML 14Page - STMicroelectronics EF6805P2 Datasheet HTML 15Page - STMicroelectronics EF6805P2 Datasheet HTML 16Page - STMicroelectronics EF6805P2 Datasheet HTML 17Page - STMicroelectronics EF6805P2 Datasheet HTML 18Page - STMicroelectronics EF6805P2 Datasheet HTML 19Page - STMicroelectronics EF6805P2 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 31 page
background image
A software interrupt (SWI) is an executable instruc-
tion which is executed regardless of the state of the
I bit in the condition code register. SWIs are usually
used as break-points for debugging or a system
calls.
Figure 19 : Typical Interrupt Circuits.
INPUT/OUTPUT CIRCUITRY
There are 32 input/output pins. The INT pin may be
polled with branch instructions to provide an additio-
nal input pin. All pins on ports A, B, and C are pro-
grammable as either inputs or outputs under soft-
ware control of the corresponding data direction re-
gister (DDR). See below I/O port control registers
configuration. The port I/O programming is ac-
complished by writing the corresponding bit in the
port DDR to a logic one for output or a logic zero for
input. On reset all the DDRs are initialized to a logic
zero state, placing the ports in the input mode. The
port output registers are not initialized on reset and
should be initialized by software before changing the
DDRs from input to output. A read operation on a
port programmed as an output will read the contents
of the output latch regardless of the logic levels at
the output pin, due to output loading. Refer to figure
20.
PORT DATA REGISTER
70
Port A Addr = $000
Port B Addr = $001
Port C Addr = $002
Port D Addr = $003
PORT DATA DIRECTION REGISTER (DDR)
70
(1) Write only ; reads as all “1s”
(2) 1 = Output.0 = input Cleared to 0 by Reset
(3) Port A Addr = $004
Port B Addr = $005
Port C Addr = $006
EF6805U3
16/31



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com