PAC1932T-ISLASHJQ. datasheet(49/62 Pages) MICROCHIP

49 / 62 page

 2017-2018 Microchip Technology Inc.

DS20005850C-page 49

PAC1932/3/4

bit 1

OVF ALERT

: shows the value of these settings that was latched prior to the most recent REFRESH

command (including REFRESH_V and/or REFRESH_G) for the OVF_ALERT bit.

= No ALERT if accumulator or accumulator counter overflow has occurred

= ALERT pin triggered if accumulator or accumulator counter has overflowed

bit 0

OVF

: shows the value of these settings that was latched prior to the most recent REFRESH command

(including REFRESH_V and/or REFRESH_G) for the OVF bit.

= No accumulator or accumulator counter overflow has occurred

= Accumulator or accumulator counter has overflowed

CHANNEL DIS_LAT (ADDRESS 25H)

R-0

CH1_OFF

CH2_OFF

CH3_OFF

CH4_OFF

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writeable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = bit is set

‘0’ = Bit is cleared

x = Bit is unknown

This register contains an image of the Register 6-16 Channel DIS_ACT (Address 22h).The bits in this register reflect

the value of these settings that was active before the most recent REFRESH command (including REFRESH_V and/or

REFRESH_G). The values in register 1Ch may have been programmed but not activated by one of the REFRESH

commands, and the values in 22h are currently active. This register allows software to determine the actual active

setting that was active prior to the most recent REFRESH command and therefore corresponds to the dataset that is

held in the readable registers. This register is valid when the Results registers are valid, 1 ms after a REFRESH/_V/_G

command.

bit 7-4

CHn_OFF<7:4>

: the value of these settings that was latched prior to the most recent REFRESH

command (including REFRESH_V and/or REFRESH_G).

bit 7

= CH1 ON. Channel 1 active during conversion cycle

= CH1 OFF. Channel 1 inactive during conversion cycle

bit 6

= CH1 ON. Channel 2 active during conversion cycle

= CH1 OFF. Channel 2 inactive during conversion cycle

bit 5

= CH1 ON. Channel 3 active during conversion cycle

= CH1 OFF. Channel 3 inactive during conversion cycle

bit 4

= CH1 ON. Channel 4 active during conversion cycle

= CH1 OFF. Channel 4 inactive during conversion cycle

bit 3-0

Not used, always read ‘0’

CTRL_LAT REGISTER (ADDRESS 24H)

PAC1932T-I/JQ. bảng dữ liệu(PDF) 49 Page - Microchip Technology

PAC1932T-I/JQ. bảng dữ liệu(HTML) 49 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL