xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx

xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx

xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x

Fig 1.

Functional diagram P5CC021/P5CC040/P5CC073/P5CC080/P5CC144

001aae954

IO1

IO3

PROGRAMMABLE

IO 1, 2, 3

IO2

CLK

RST_N

VDD

VSS

ROM

200 KB

PROGRAM

MEMORY

SECURE_MX51 CPU

6144 B

DATA

MEMORY

EEPROM

20 KB/40 KB/

72 KB/80 KB/

144 KB

DATA AND

PROGRAM

MEMORY

CRC16

FAST

RNG

TIMERS

16-bit

T0

16-bit

T1

RAM

FameXE

ENHANCED PUBLIC

KEY

COPROCESSOR e.g.

RSA, ECC

AES

COPROCESSOR

TRIPLE-DES

COPROCESSOR

UART

ISO 7816

CLOCK

FILTER

SECURITY SENSORS

RESET GENERATION

VOLTAGE REGULATOR

MEMORY MANAGEMENT UNIT (MMU)

CLOCK

GENERATION

P5CC021 P5CC040 P5CC073 P5CC080

P5CC144