ISO7131CC, ISO7140CC, ISO7140FCC, ISO7141CC, ISO7141FCC

www.ti.com

SLLSE83F – APRIL 2013 – REVISED JANUARY 2015

6.8 Electrical Characteristics: VCC1 and VCC2 at 2.7 V

VCC1 and VCC2 at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

IOH = –2 mA; see Figure 10

VCCO

(1) – 0.3

2.5

VOH

High-level output voltage

V

IOH = –20 μA; see Figure 10

VCCO

(1) – 0.1

2.7

IOL = 4 mA; see Figure 10

0.2

0.4

VOL

Low-level output voltage

V

IOL = 20 μA; see Figure 10

0

0.1

VI(HYS)

Input threshold voltage hysteresis

350

mV

IIH

High-level input current

VIH = VCC at INx or ENx

10

μA

IIL

Low-level input current

VIL = 0 V at INx or ENx

–10

μA

CMTI

Common-mode transient immunity

VI = VCC or 0 V; see Figure 13

25

50

kV/

μs

(1)

VCCO is the supply voltage, VCC1 or VCC2, for the output channel that is being measured.

6.9 Switching Characteristics: VCC1 and VCC2 at 5 V ±10%

VCC1 and VCC2 at 5 V ±10% (over recommended operating conditions unless otherwise noted.)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

tPLH, tPHL Propagation delay time

12

19

35

See Figure 10

ns

PWD(1)

Pulse width distortion |tPHL – tPLH|

3

Same-direction

2

channels

tsk(o)

(2)

Channel-to-channel output skew time

ns

Opposite-direction

4

channels

tsk(pp)

(3)

Part-to-part skew time

12

ns

tr

Output signal rise time

2

ns

See Figure 10

tf

Output signal fall time

2

ns

tPHZ, tPLZ Disable propagation delay, high/low-to-high impedance output

6

10

ns

See Figure 11

tPZH, tPZL Enable propagation delay, high impedance-to-high/low output

5

10

ns

tfs

Fail-safe output delay time from input data or power loss

See Figure 12

9.5

μs

tGR

Input glitch rejection time

11

ns

(1)

Also known as pulse skew

(2)

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same

direction while driving identical loads.

(3)

tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same

direction while operating at identical supply voltages, temperature, input signals, and loads.

Copyright © 2013–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: ISO7131CC ISO7140CC ISO7140FCC ISO7141CC ISO7141FCC