công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STA529 bảng dữ liệu(PDF) 22 Page - STMicroelectronics

tên linh kiện STA529
Giải thích chi tiết về linh kiện  FFX™ audio codec with analog and digital inputs and 2 x 1.2 W (or 2 x 100 mW HP) class-D amplifier
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA529 bảng dữ liệu(HTML) 22 Page - STMicroelectronics

Back Button STA529 Datasheet HTML 18Page - STMicroelectronics STA529 Datasheet HTML 19Page - STMicroelectronics STA529 Datasheet HTML 20Page - STMicroelectronics STA529 Datasheet HTML 21Page - STMicroelectronics STA529 Datasheet HTML 22Page - STMicroelectronics STA529 Datasheet HTML 23Page - STMicroelectronics STA529 Datasheet HTML 24Page - STMicroelectronics STA529 Datasheet HTML 25Page - STMicroelectronics STA529 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 57 page
background image
PLL
STA529
22/57
Doc ID 13095 Rev 3
6.2
Configuration examples
The STA529 PLL can be configured in two ways:
default startup configuration
direct PLL programming
The default startup configuration reads the device defaults. With this configuration, it is not
necessary to program the PLL dividers directly as preset values are used. In this mode, the
oversampling ratio between pins XTI (or MCLK33) and LRCLKI is fixed to 256.
The direct PLL programming bypasses the automatic presets allowing direct programming
of the PLL dividers.
The output PLL frequency can be determined by the following equations.
Output division factor:
ODF = 2.
Relation between input and output clock frequency:
fINFIN = fXTI / IDF.
If register bit PLLCFG0.FRAC_CTRL = 1
fVCO = fINFIN * (LDF + FRACT / 2
16 + 1 / 217)
fPHI = fVCO / ODF.
When register bit PLLCFG0.DITHER_DISABLE[1] = 1, the 1/217 factor is not in the
multiplication. This is recommended in order to keep register bit
PLLCFG0.DITHER_DISABLE[1] = 0, otherwise there can be spurious signals in the output
clock spectrum.
If register bit PLLCFG0.FRAC_CTRL = 0, then:
fVCO = fINFIN * LDF
fPHI = fVCO / ODF.
In the above equations:
FRACT = decimal equivalent of register bit PLLCFG1.FRAC_INPUT[15:0]
IDF = input division factor
LDF = loop division factor
ODF = output division factor = 2
fINFIN = INFIN frequency
fXTI = XTI frequency
fVCO = VCO frequency
fPHI = frequency of the PLL output clock.
When selecting the values for IDF, LDF and FRACT, ensure that the following limits are
maintained:
2.048 MHz < fXTI < 49.152 MHz
2.048 MHz < fINFIN < 16.384 MHz
65.536 MHz < fVCO < 98.304 MHz
There are also some additional constraints on IDF and LDF. IDF should be greater than 0,
LDF should be greater than 5 if FRAC_CTRL = 0 and greater than 8 if FRAC_CTRL = 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com