công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STA381BWS bảng dữ liệu(PDF) 104 Page - STMicroelectronics

tên linh kiện STA381BWS
Giải thích chi tiết về linh kiện  Sound Terminal 2.1-channel high-efficiency digital audio system
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA381BWS bảng dữ liệu(HTML) 104 Page - STMicroelectronics

Back Button STA381BWS Datasheet HTML 100Page - STMicroelectronics STA381BWS Datasheet HTML 101Page - STMicroelectronics STA381BWS Datasheet HTML 102Page - STMicroelectronics STA381BWS Datasheet HTML 103Page - STMicroelectronics STA381BWS Datasheet HTML 104Page - STMicroelectronics STA381BWS Datasheet HTML 105Page - STMicroelectronics STA381BWS Datasheet HTML 106Page - STMicroelectronics STA381BWS Datasheet HTML 107Page - STMicroelectronics STA381BWS Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 174 page
background image
Register description: New Map
STA381BWS
104/174
DocID018937 Rev 7
else
{
BC_RES = 1;// Checksum error detected, set the error bit
}
Wait until the BCRES bit goes to 0, meaning that the checksum result bit has started to
be updated and everything is ok. Time-out of this operation (e.g. >1 ms) will indicate
checksum failure, and the MCU will handle this event
Enable automatic reset of the device in case of checksum error by setting the BCAUTO
bit. The BCRES bit will then be automatically checked by the STA381BWS, on each
audio frame, and a reset event will be triggered in case of checksum mismatch.
Periodically check the BC_RES status. A value of 1 indicates a checksum mismatch
has occurred and, therefore, that the device went through a reset cycle.
The previous example is intended for biquad CRC bank calculation, but it can be easily
extended to MDRC/XOver CRC computation.
6.38
MISC4 (address 0x7E)
The STA381BWS allows direct access to the RAM coefficients bypassing the indirect
access mechanism described in Section 6.24: User-defined coefficient control registers
(addr 0x27 - 0x37). Direct access is implemented as follows.
D7
D6
D5
D4
D3
D2
D1
D0
SMAP
reserved
reserved
reserved
reserved
reserved
WRA
CH12
10000000
Table 99. Misc register 4
Bit
R/W
RST
Name
Description
7
R/W
1
SMAP
1 = NEW MAP
0 = STMAP
1
R/W
0
WRA
0 = normal operations
1 = enables the write-all procedure when using the
RAM coefficients direct access
0
R/W
0
CH12
0 = normal operations
1 = enables the RAM coefficients direct access
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com