ADC3421 datasheet(32/80 Pages) TI2

32 / 80 page

Input Clock Duty Cycle (%)

70.3

70.5

70.7

70.9

71.1

71.3

D429

SNR

SFDR

Input Clock Duty Cycle (%)

69.8

70.2

70.4

70.6

70.8

D430

SNR

SFDR

Differential Clock Amplitude (Vpp)

0.2

0.4

0.6

0.8

1.2

1.4

1.6

1.8

2.2

102

105

D427

SNR

SFDR

Differential Clock Amplitude (Vpp)

0.2

0.4

0.6

0.8

1.2

1.4

1.6

1.8

2.2

D428

SNR

SFDR

Temperature (°C)

-40

-15

100

D425

DVDD = 1.7 V

DVDD = 1.75 V

DVDD = 1.8 V

DVDD = 1.85 V

DVDD = 1.9 V

Temperature (°C)

-40

-15

69.5

69.9

70.3

70.7

71.1

71.5

D426

DVDD = 1.7 V

DVDD = 1.75 V

DVDD = 1.8 V

DVDD = 1.85 V

DVDD = 1.9 V

ADC3421, ADC3422, ADC3423, ADC3424

SBAS673A – JULY 2014 – REVISED OCTOBER 2015

www.ti.com

Typical Characteristics: ADC3423 (continued)

Typical values are at TA = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-

dBFS differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc

when chopper is disabled and from fS / 2 when chopper is enabled, unless otherwise noted.

Figure 85. Spurious-Free Dynamic Range vs

Figure 86. Signal-to-Noise Ratio vs

DVDD Supply and Temperature (170 MHz)

Figure 87. Performance vs Clock Amplitude (40 MHz)

Figure 88. Performance vs Clock Amplitude (150 MHz)

Figure 89. Performance vs Clock Duty cycle (30 MHz)

Figure 90. Performance vs Clock Duty Cycle (150 MHz)

Submit Documentation Feedback

Product Folder Links: ADC3421 ADC3422 ADC3423 ADC3424

ADC3421 bảng dữ liệu(PDF) 32 Page - Texas Instruments

ADC3421 bảng dữ liệu(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL