STM32MP151AAC3T datasheet(31/245 Pages) STMICROELECTRONICS

31 / 245 page

DS12500 Rev 1

31/245

STM32MP151A

Functional overview

It is then possible to have two different communication types in each direction.

The IPCC communication data must be located in a common memory, which is not part of

the IPCC block.

3.11.1

IPCC main features

•

Status signaling for the four channels

–

Channel occupied/free flag, also used as lock

•

Two interrupt lines per processor

–

One for RX channel occupied (communication data posted by sending processor)

–

One for TX channel free (communication data retrieved by receiving processor)

•

Interrupt masking per channel

–

Channel occupied mask

–

Channel free mask

•

Two channel operation modes

–

Simplex (each channel has its own communication data memory location)

–

Half duplex (a single channel in associated to a bidirectional communication data

information memory location)

3.12

General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain,

with or without pull-up or pull-down), as input (with or without pull-up or pull-down) or as

peripheral alternate function. Most of the GPIO pins are shared with digital or analog

alternate functions. All GPIOs are high-current-capable and have speed selection to better

manage internal noise, power consumption and electromagnetic emission.

After reset, all GPIOs are in analog mode to reduce power consumption.

The I/O configuration can be locked if needed by following a specific sequence in order to

avoid spurious writing to the I/Os registers.

Additionally, GPIO pins on port Z can be individually set as secure, which would mean that

software accesses to these GPIOs and associated peripherals defined as secure are

restricted to secure software running on Cortex-A7.

3.13

TrustZone protection controller (ETZPC)

ETZPC is used to configure TrustZone security of bus masters and slaves with

programmable-security attributes (securable resources) such as:

•

On-chip SYSRAM with programmable secure region size

•

AHB and APB peripherals to be made secure

Notice that by default, SYSRAM and peripheral are set to secure access only, so, not

accessible by non-secure masters such as Cortex-M4 or DMA1/DMA2.

ETZPC can also allocate peripherals and SRAM to be accessible only by the Cortex-M4

and/or DMA1/DMA2. This ensures the safe execution of the Cortex-M4 firmware, protected

from other masters (e.g. Cortex-A7) unwanted accesses.

STM32MP151AAC3T bảng dữ liệu(PDF) 31 Page - STMicroelectronics

STM32MP151AAC3T bảng dữ liệu(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL