DEVICE ID REGISTER (0x01)

ERROR STATUS REGISTER (0x02)

SYSTEM CONTROL REGISTER 1 (0x03)

TAS5086

SLES131C – FEBRUARY 2005 – REVISED JUNE 2008 ................................................................................................................................................... www.ti.com

The device ID register contains the ID code for the TAS5086.

Table 3. General Status Register (0x01)

D7

D6

D5

D4

D3

D2

D1

D0

FUNCTION

0

Default

–

0

0

0

0

0

1

1

Identification code for the TAS5086

Note that the error bits are sticky bits that are not cleared by the hardware. This means that the software must

clear the register (write zeroes) and then read them to determine if there are any persistent errors.

Table 4. Error Status Register (0x02)

D7

D6

D5

D4

D3

D2

D1

D0

FUNCTION

–

1

–

–

–

–

–

–

PLL auto lock error

–

–

1

–

–

–

–

–

SCLK error

–

–

–

1

–

–

–

–

LRCLK error

–

–

–

–

1

–

–

–

Frame slip

–

0

0

0

0

0

0

0

No errors

System control register 1 has several functions:

Bit D7: If 0, the dc-blocking filter for each channel is disabled.

If 1, the dc-blocking filter (–3-dB cutoff < 1 Hz) for each channel is enabled (default).

Bit D6: Not used

Bit D5: If 0, use soft unmute on recovery from clock error. This is a slow recovery.

If 1, use hard unmute on recovery from clock error (default). This is a fast recovery.

Bit D4: If 0, the downmix is output on SDOUT as I2S signal (default).

If 1, SDIN4 is output on SDOUT as I2S signal.

Bit D3: If 0, clock autodetect is enabled (default).

If 1, clock autodetect is disabled.

Bit D2: If 0, soft start is enabled (default).

If 1, soft start is disabled.

Bits D1–D2: Select de-emphasis

28

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated

Product Folder Link(s): TAS5086