AR0130CS datasheet(2/40 Pages) ONSEMI

2 / 40 page

AR0130CS

www.onsemi.com

ORDERING INFORMATION

Table 2. ORDERABLE PART NUMBERS

Part Number

Base Description

Variant Description

AR0130CSSC00SPBA0−DP1

RGB Bayer 48−Pin PLCC

Dry Pack with Protective Film

AR0130CSSC00SPBA0−DR1

RGB Bayer 48−Pin PLCC

Dry Pack without Protective Film

AR0130CSSC00SPCA0−DPBR1

RGB Bayer 48−Pin iLCC

Dry Pack with Protective Film, Double Side BBAR Glass

AR0130CSSC00SPCA0−DRBR1

RGB Bayer 48−Pin iLCC

Dry Pack without Protective Film, Double Side BBAR Glass

AR0130CSSC00SPCAH−GEVB

RGB Bayer headboard iLCC

AR0130CSSC00SPCAH−S115−GEVB

RGB Bayer headboard iLCC

AR0130CSSC00SPCAH−S213A−GEVB

RGB Bayer headboard iLCC

AR0130CSSC00SPCAW−GEVB

RGB Bayer headboard iLCC

AR0130CSSM00SPCA0−DRBR1

Monochrome 48−Pin iLCC

Dry Pack without Protective Film, Double Side BBAR Glass

AR0130CSSM00SPCAH−S213A−GEVB

Monochrome headboard iLCC

See the ON Semiconductor Device Nomenclature

document (TND310/D) for a full description of the naming

convention used for image sensors. For reference

documentation, including information on evaluation kits,

please visit our web site at www.onsemi.com.

GENERAL DESCRIPTION

The ON Semiconductor AR0130 can be operated in its

default mode or programmed for frame size, exposure, gain,

and other parameters. The default mode output is a

960p−resolution image at 45 frames per second (fps). It

outputs 12−bit raw data over the parallel port. The device

may be operated in video (master) mode or in single frame

trigger mode.

FRAME_VALID and LINE_VALID signals are output on

dedicated pins, along with a synchronized pixel clock in

parallel mode.

The AR0130 includes additional features to allow

application−specific tuning: windowing and offset,

adjustable auto−exposure control, and auto black level

correction. Optional register information and histogram

statistic information can be embedded in first and last 2 lines

of the image frame.

FUNCTIONAL OVERVIEW

The AR0130 is a progressive−scan sensor that generates

a stream of pixel data at a constant frame rate. It uses an

on−chip, phase−locked loop (PLL) that can be optionally

enabled to generate all internal clocks from a single master

input clock running between 6 and 50 MHz The maximum

output pixel rate is 74.25 Mp/s, corresponding to a clock rate

of 74.25 MHz. Figure 1 shows a block diagram of the sensor.

AR0130CS bảng dữ liệu(PDF) 2 Page - ON Semiconductor

AR0130CS bảng dữ liệu(HTML) 2 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL