1

2

3

4

5

6

7

14

13

12

11

10

9

8

Low-PassV

O

V

IN3

V

IN2

AuxiliaryOpAmp,+In

AuxiliaryOpAmp, In

-

AuxiliaryOpAmp,V

O

BandpassV

O

FrequencyAdj

2

High-PassV

O

V

IN1

Ground

V+

V-

FrequencyAdj

1

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

Low-PassV

O

NC

(1)

V

IN3

V

IN2

AuxiliaryOpAmp,+In

AuxiliaryOpAmp, In

-

AuxiliaryOpAmp,V

O

BandpassV

O

FrequencyAdj

2

NC

(1)

High-PassV

O

V

IN1

Ground

V+

V-

FrequencyAdj

1

UAF42

SBFS002B – JULY 1992 – REVISED OCTOBER 2010

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with

appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more

susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

(1)

Over operating free-air temperature range unless otherwise noted.

UAF42

UNIT

Power Supply Voltage

±18

V

Input Voltage

±VS ±0.7

V

Output Short-Circuit

Continuous

Operating Temperature

–40 to +85

°C

Storage Temperature

–40 to +125

°C

Junction Temperature

+125

°C

(1)

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended period may

degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond

those specified is not supported.

ORDERING INFORMATION(1)

PRODUCT

PACKAGE-LEAD

PACKAGE DESIGNATOR

PACKAGE MARKING

UAF42AP

PDIP-14

N

UAF42AP

UAF42APG4

UAF42AU

SOIC-16

DW

UAF42AU

UAF42AUE4

(1)

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

PIN CONFIGURATIONS

P PACKAGE

U PACKAGE

PDIP-14

SOIC-16

(TOP VIEW)

(TOP VIEW)

NOTE: (1) NC = no connection. For best

performance connect all NC pins to ground

to minimize inter-lead capacitance.

2

Submit Documentation Feedback

Copyright © 1992–2010, Texas Instruments Incorporated

Product Folder Link(s): UAF42