TSC2102IDAR datasheet(4/58 Pages) TI2

4 / 58 page

TSC2102

SLAS379A− APRIL 2003 − REVISED JUNE 2004

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

At +25

°C, AVDD,DRVDD,IOVDD = 3.3 V, DVDD = 1.8 V, Int. Vref = 2.5 V, Fs (Audio) = 48 kHz, unless otherwise noted (continued)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNITS

DAC LINE OUTPUT

(16−

W driver bypassed)

1020-Hz sine wave input, Fs = 48 ksps,

Load = 10 k

Ω, 10 pF

Full scale output voltage (0 dB)

0.707

Vrms

Output common mode

1.35

SNR

Measured as idle channel noise, A-weighted

dBA

THD

0-dB FS input, 0-dB gain

−97

PSRR

1 kHz, 100mVpp on AVDD(1)

DAC HEADPHONE OUTPUT

Load = 16

Ω, 10 pF

SNR

Measured as idle channel noise, A-weighted

dBA

THD

−1 dBFS input, 0-dB gain

−65

−55

PSRR

1 kHz, 100 mVpp on AVDD(1)

Mute attenuation

Maximum output power

Per channel

Digital volume control

−63.5

Digital volume control step size

0.5

Channel separation

Between HPR and HPL

VOLTAGE REFERENCE

Voltage range

VREF output programmed as 2.5 V

2.3

2.5

2.7

Voltage range

VREF output programmed as 1.25 V

1.15

1.25

1.35

Voltage range

External reference

1.2

2.55

Reference drift

Internal VREF = 2.5 V

ppm/

°C

Current drain

Extra current drawn when the internal

reference is turned on.

500

µA

DIGITAL INPUT / OUTPUT

Internal clock frequency

MHz

Logic family

CMOS

Logic level:

VIH

IIH = +5 µA

0.7xIOVDD

VIL

IIL = +5 µA

−0.3

0.3xIOVDD

VOH

IOH = 2 TTL loads

0.8xIOVDD

VOL

IOL = 2 TTL loads

0.1xIOVDD

Capacitive load

TSC2102IDAR bảng dữ liệu(PDF) 4 Page - Texas Instruments

TSC2102IDAR bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL