công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADC08060 bảng dữ liệu(PDF) 14 Page - Texas Instruments

tên linh kiện ADC08060
Giải thích chi tiết về linh kiện  ADC08060 8-Bit, 20 MSPS to 60 MSPS, 1.3 m W/MSPS A/D Converter with Internal Sampleand- Hold
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI2 [Texas Instruments]
Trang chủ  https://www.ti.com
Logo TI2 - Texas Instruments

ADC08060 bảng dữ liệu(HTML) 14 Page - Texas Instruments

Back Button ADC08060 Datasheet HTML 10Page - Texas Instruments ADC08060 Datasheet HTML 11Page - Texas Instruments ADC08060 Datasheet HTML 12Page - Texas Instruments ADC08060 Datasheet HTML 13Page - Texas Instruments ADC08060 Datasheet HTML 14Page - Texas Instruments ADC08060 Datasheet HTML 15Page - Texas Instruments ADC08060 Datasheet HTML 16Page - Texas Instruments ADC08060 Datasheet HTML 17Page - Texas Instruments ADC08060 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 32 page
background image
ADC08060
SNAS120H – OCTOBER 2000 – REVISED MARCH 2013
www.ti.com
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of
the input signal frequency at the output to the rms value of all of the other spectral components below half the
clock frequency, including harmonics but excluding d.c.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the
input signal frequency at the output and the peak spurious signal, where a spurious signal is any signal present
in the output spectrum that is not present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the total of the first nine harmonic
levels at the output to the level of the fundamental at the output. THD is calculated as
where
•
f1 is the RMS power of the fundamental (input) frequency
•
f2 through f10 is the power in the first 9 harmonics in the output spectrum
(3)
ZERO SCALE OFFSET ERROR is the error in the input voltage required to cause the first code transition. It is
defined as
VOFF = VZT − VRB
where
•
VZT is the first code transition input voltage
(4)
Timing Diagram
Figure 29. ADC08060 Timing Diagram
14
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: ADC08060



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com