20%

80%

REF

50%

tpLH

tpHL

tR

IN

OUT

20%

80%

50%

tF

REF + 100 mV

REF t 100 mV

VPULL-UP

Vt

IN

+

+

±

OUT

VPULL-UP

REF

(Vt )

(Vt ) + 1.7V

tON

VPULL-UP

VPULL-UP

(Vt )

REF

OUT

50%

+

OUT

VPULL-UP

REF

6

TLV7081

SNOSD69A – MAY 2018 – REVISED JUNE 2018

www.ti.com

Product Folder Links: TLV7081

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

6.7 Timing Diagrams

Figure 1. Start-up Delay

Figure 2. Timing Diagram

NOTE

The propagation delays tpLH and tpHL include the contribution of input offset and hysteresis.