www.ti.com

ELECTRICAL CHARACTERISTICS

TIMING REQUIREMENTS

SN74HC74-EP

DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP

WITH CLEAR AND PRESET

SCLS710 – MARCH 2008

over operating free-air temperature range (unless otherwise noted)

TA = 25°C

PARAMETER

TEST CONDITIONS

VCC

MIN

MAX

UNIT

MIN

TYP

MAX

2 V

1.9

1.998

1.9

IOH = –20 µA

4.5 V

4.4

4.499

4.4

VOH

VI = VIH or VIL

6 V

5.9

5.999

5.9

V

IOH = –4 mA

4.5 V

3.98

4.3

3.7

IOH = –5.2 mA

6 V

5.48

5.8

5.2

2 V

0.002

0.1

0.1

IOL = 20 µA

4.5 V

0.001

0.1

0.1

VOL

VI = VIH or VIL

6 V

0.001

0.1

0.1

V

IOL = 4 mA

4.5 V

0.17

0.26

0.4

IOL = 5.2 mA

6 V

0.15

0.26

0.4

II

VI = VCC or 0

6 V

±0.1

±100

±1000

nA

ICC

VI = VCC or 0,

IO = 0

6 V

4

80

µA

Ci

2 V to 6 V

3

10

10

pF

TA = 25°C

VCC

MIN

MAX

UNIT

MIN

MAX

2 V

6

4.2

fclock

Clock frequency

4.5 V

31

21

MHz

6 V

0

36

0

25

2 V

100

150

PRE or CLR low

4.5 V

20

30

6 V

17

25

tw

Pulse duration

ns

2 V

80

120

CLK high or low

4.5 V

16

24

6 V

14

20

2 V

100

150

Data

4.5 V

20

30

6 V

17

25

tsu

Setup time before CLK

↑

ns

2 V

25

40

PRE or CLR inactive

4.5 V

5

8

6 V

4

7

2 V

0

0

th

Hold time, data after CLK

↑

4.5 V

0

0

ns

6 V

0

0

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): SN74HC74-EP