PCM1803ADB datasheet(3/30 Pages) TI2

3 / 30 page

Not to scale

VINL

MODE1

VINR

MODE0

VREF1

FMT1

VREF2

FMT0

VCC

OSR

AGND

SCKI

PDWN

VDD

BYPAS

DGND

TEST

DOUT

LRCK

BCK

PCM1803A

www.ti.com

SLES142B – JUNE 2005 – REVISED JULY 2016

Product Folder Links: PCM1803A

Submit Documentation Feedback

(1)

Schmitt-trigger input

(2)

Schmitt-trigger input with internal pulldown (50 k

Ω, typically), 5-V tolerant

(3)

Schmitt-trigger input, 5-V tolerant

5 Pin Configuration and Functions

DB Package

20-Pin SSOP

Top View

Pin Functions

I/O

DESCRIPTION

NAME

NO.

AGND

–

Analog GND

BCK

I/O

Audio data bit clock input/output(1)

BYPAS

HPF bypass control. LOW: Normal mode (DC reject); HIGH: Bypass mode (through)(2)

DGND

–

Digital GND

DOUT

Audio data digital output

FMT0

Audio data format select input 0. See Data Format.(2)

FMT1

Audio data format select input 1. See Data Format.(2)

LRCK

I/O

Audio data latch enable input/output(1)

MODE0

Mode select input 0. See Data Format.(2)

MODE1

Mode select input 1. See Data Format.(2)

OSR

Oversampling ratio select input. LOW: ×64 fS, HIGH: ×128 fS

(2)

PDWN

Power-down control, active-low (2)

SCKI

System clock input: 256 fS, 384 fS, 512 fS, or 768 fS

(3)

TEST

Test, must be connected to DGND(2)

VCC

–

Analog power supply, 5-V

VDD

–

Digital power supply, 3.3-V

VINL

Analog input, L-channel

VINR

Analog input, R-channel

VREF1

–

Reference-voltage-1 decoupling capacitor

VREF2

–

Reference-voltage-2 decoupling capacitor

PCM1803ADB bảng dữ liệu(PDF) 3 Page - Texas Instruments

PCM1803ADB bảng dữ liệu(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

bảng dữ liệu tải về

Link URL