| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCM1801U/2K bảng dữ liệu(PDF) 15 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1801U/2K bảng dữ liệu(HTML) 15 Page - Texas Instruments |
|
15 / 25 page ![]() www.ti.com INTERFACE TIMING BCK LRCK DOUT t(BCKH) t(BCKL) t(LRHD) t(LRCP) t(LRSU) t(BCKP) t(CKDO) t(LRDO) 1.4 V 1.4 V 0.5 VDD T0017-02 SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM PCM1801 SBAS131C – OCTOBER 2000 – REVISED JULY 2007 Figure 26 illustrates the interface timing. DESCRIPTION SYMBOL MIN TYP MAX UNITS BCK period t(BCKP) 300 ns BCK pulse duration, HIGH t(BCKH) 120 ns BCK pulse duration, LOW t(BCKL) 120 ns LRCK setup time to BCK rising edge t(LRSU) 80 ns LRCK hold time to BCK rising edge t(LRHD) 40 ns LRCK period t(LRCP) 20 μs Delay time, BCK falling edge to DOUT valid t(CKDO) –20 40 ns Delay time, LRCK edge to DOUT valid t(LRDO) –20 40 ns Rising time of all signals t(RISE) 20 ns Falling time of all signals t(FALL) 20 ns NOTE: Timing measurement reference level is (VIH + VIL)/2. Rising and falling time is measured from 10% to 90% of the I/O signal swing. Load capacitance of the DOUT signal is 20 pF. Figure 26. Audio Data Interface Timing The PCM1801 operates with LRCK synchronized to the system clock (SCKI). The PCM1801 does not require a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI. If the relationship between LRCK and SCKI changes more than 6 bit clocks (BCK) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/fS and the digital output is forced to BPZ until resynchronization between LRCK and SCKI is completed. In case of changes less than 5 bit clocks (BCK), resynchronization does not occur and the previously described digital output control and discontinuity do not occur. Figure 27 illustrates the ADC digital output for lost synchronization and resynchronization. During undefined data, some noise may be generated in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal makes a discontinuity of data on the digital output and may generate some noise in the audio signal. 15 Submit Documentation Feedback |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |