LAN9252SLASHML datasheet(316/329 Pages) MICROCHIP

316 / 329 page

LAN9252

DS00001909A-page 316

 2015 Microchip Technology Inc.

18.6.2

POWER SEQUENCING TIMING

These diagrams illustrates the device power sequencing requirements. The VDDIO, VDD33, VDD33TXRX1,

VDD33TXRX2, VDD33BIAS and magnetics power supplies must all reach operational levels within the specified time

period tpon. When operating with the internal regulators disabled, VDDCR, OSCVDD12, VDD12TX1 and VDD12TX2 are

also included into this requirement.

In addition, once the VDDIO power supply reaches 1.0 V, it must reach 80% of its operating voltage level (1.44 V when

operating at 1.8 V, 2.0 V when operating at 2.5 V, 2.64 V when operating at 3.3 V) within an additional 15ms. This

requirement can be safely ignored if using an external reset as shown in Section 18.6.3, "Reset and Configuration Strap

Timing".

Device power supplies can turn off in any order provided they all reach 0 volts within the specified time period tpoff.

FIGURE 18-2:

POWER SEQUENCE TIMING - INTERNAL REGULATORS

FIGURE 18-3:

POWER SEQUENCE TIMING - EXTERNAL REGULATORS

TABLE 18-9:

POWER SEQUENCING TIMING VALUES

Symbol

Description

Min

Typ

Max

Units

tpon

Power supply turn on time

tpoff

Power supply turn off time

500

VDDIO

Magnetics

Power

tpon

tpoff

VDD33, VDD33BIAS,

VDD33TXRX1, VDD33TXRX2

VDDIO

Magnetics

Power

tpon

tpoff

VDD33, VDD33BIAS,

VDD33TXRX1, VDD33TXRX2

VDDCR, OSCVDD12,

VDD12TX1, VDD12TX2

LAN9252/ML bảng dữ liệu(PDF) 316 Page - Microchip Technology

LAN9252/ML bảng dữ liệu(HTML) 316 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL