công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LAN9252/ML bảng dữ liệu(PDF) 276 Page - Microchip Technology

tên linh kiện LAN9252/ML
Giải thích chi tiết về linh kiện  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML bảng dữ liệu(HTML) 276 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 272Page - Microchip Technology LAN9252/ML Datasheet HTML 273Page - Microchip Technology LAN9252/ML Datasheet HTML 274Page - Microchip Technology LAN9252/ML Datasheet HTML 275Page - Microchip Technology LAN9252/ML Datasheet HTML 276Page - Microchip Technology LAN9252/ML Datasheet HTML 277Page - Microchip Technology LAN9252/ML Datasheet HTML 278Page - Microchip Technology LAN9252/ML Datasheet HTML 279Page - Microchip Technology LAN9252/ML Datasheet HTML 280Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 276 / 329 page
background image
LAN9252
DS00001909A-page 276
 2015 Microchip Technology Inc.
12.14.60.6 SyncManager x PDI Control Register
12.14.61 RECEIVE TIME PORT 0 REGISTER
Note:
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
Offset:
SyncManager x Base Address +7h
Size:
8 bits
Bits
Description
ECAT
Type
PDI
Type
Default
7:2
RESERVED
Write as 0.
RO
RO
000000b
1
Repeat Ack
If this is set to the same value as Repeat Request, the PDI
acknowledges the execution of a previous set repeat request.
RO
R/W
0b
0
Deactivate SyncManager x
Read:
0:
Normal operation, SyncManager x activated
1:
SyncManager x deactivated and reset SyncManager x locks
access to memory area
Write:
0:
Activate SyncManager
1:
Request SyncManager Deactivation
RO
R/W
0b
Offset:
0900h-0903h
Size:
32 bits
Bits
Description
ECAT
Type
PDI
Type
Default
31:0
Write:
A write access to register 0900h with BWR, APWR (any
address) or FPWR (configured address) latches the local time of
the beginning of the receive frame (start first bit of preamble) at
each port.
Read:
Local time of the beginning of the last receive frame containing a
write access to this register.
Note:
The time stamps cannot be read in the same frame in
which this register was written.
R/W
RO
Undefined



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com