công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7984BCPZ bảng dữ liệu(PDF) 21 Page - Analog Devices

tên linh kiện AD7984BCPZ
Giải thích chi tiết về linh kiện  18-Bit, 1.33 MSPS PulSAR 10.5 mW ADC in MSOP/QFN
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7984BCPZ bảng dữ liệu(HTML) 21 Page - Analog Devices

Back Button AD7984BCPZ Datasheet HTML 16Page - Analog Devices AD7984BCPZ Datasheet HTML 17Page - Analog Devices AD7984BCPZ Datasheet HTML 18Page - Analog Devices AD7984BCPZ Datasheet HTML 19Page - Analog Devices AD7984BCPZ Datasheet HTML 20Page - Analog Devices AD7984BCPZ Datasheet HTML 21Page - Analog Devices AD7984BCPZ Datasheet HTML 22Page - Analog Devices AD7984BCPZ Datasheet HTML 23Page - Analog Devices AD7984BCPZ Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 21 / 24 page
background image
AD7984
Rev. 0 | Page 21 of 24
CHAIN MODE WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7984s on
a 3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7984s is shown in
Figure 36, and the corresponding timing is given in Figure 37.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the busy indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO and the AD7984 enters the acquisition phase and
goes into standby mode. The remaining data bits stored in the
internal shift register are clocked by subsequent SCK falling
edges. For each ADC, SDI feeds the input of the internal shift
register and is clocked by the SCK falling edge. Each ADC in
the chain outputs its data MSB first, and 18 × N clocks are
required to read back the N ADCs. The data is valid on both
SCK edges. Although the rising edge can be used to capture the
data, a digital host using the SCK falling edge will allow a faster
reading rate and consequently more AD7984s in the chain,
provided the digital host has an acceptable hold time. The
maximum conversion rate may be reduced due to the total
readback time.
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7984
SDI
SDO
CNV
B
SCK
AD7984
SDI
SDO
CNV
A
SCK
Figure 36. Chain Mode Without Busy Indicator Connection Diagram
SDOA = SDIB
DA17
DA16
DA15
SCK
1
2
3
343536
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
16
17
tSCK
tSCKL
tSCKH
DA0
19
20
18
SDIA = 0
SDOB
DB17
DB16
DB15
DA1
DB1DB0DA17
DA16
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
Figure 37. Chain Mode Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com