công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

STM32F071C8U6TR bảng dữ liệu(PDF) 87 Page - STMicroelectronics

tên linh kiện STM32F071C8U6TR
Giải thích chi tiết về linh kiện  ARM®-based 32-bit MCU, up to 128 KB Flash, 12 timers, ADC, DAC & communication interfaces, 2.0 - 3.6 V
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F071C8U6TR bảng dữ liệu(HTML) 87 Page - STMicroelectronics

Back Button STM32F071C8U6TR Datasheet HTML 83Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 84Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 85Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 86Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 87Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 88Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 89Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 90Page - STMicroelectronics STM32F071C8U6TR Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 121 page
background image
DocID025451 Rev 3
87/121
STM32F071CB STM32F071RB STM32F071VB STM32F071V8
Electrical characteristics
96
Figure 27. 12-bit buffered / non-buffered DAC
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external
loads directly without the use of an external operational amplifier. The buffer can be bypassed by
configuring the BOFFx bit in the DAC_CR register.
tSETTLING(3)
Settling time (full scale: for a
10-bit input code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value ±1LSB
-3
4
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
Update
rate(3)
Max frequency for a correct
DAC_OUT change when
small variation in the input
code (from code i to i+1LSB)
--
1
MS/s CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
tWAKEUP(3)
Wakeup time from off state
(Setting the ENx bit in the
DAC Control register)
-6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio
(to VDDA) (static DC
measurement
-
–67
–40
dB
No RLOAD, CLOAD = 50 pF
1. Guaranteed by design, not tested in production.
2. The DAC is in “quiescent mode” when it keeps the value steady on the output so no dynamic consumption is involved.
3. Data based on characterization results, not tested in production.
Table 59. DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max
Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com