2

AFE58JD32LP

SBASA47 – MARCH 2020

www.ti.com

Product Folder Links: AFE58JD32LP

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated

4 Description (continued)

The device is realized through a multichip module (MCM) with two dies: 1 VCA die and 1 ADC die. The VCA die

has 32 channels that interface with the 16 channels of the ADC die. Each ADC channel alternately converts an

odd and an even VCA channel.

Each channel in the VCA die can be configured in either of two modes: time-gain-compensation (TGC) mode or

continuous wave (CW) mode. In the TGC mode, each channel includes a low-noise amplifier (LNA), a

programmable attenuator (ATTEN), a programmable gain amplifier and a third-order, low-pass filter (LPF). The

LNA gain is programmable to 21 dB, 18 dB, or 15 dB. The ATTEN supports an attenuation range of 0 dB to 36

dB, with digital control for the attenuation. The PGA provides gain options from 21 dB to 27 dB in steps of 3 dB.

The LPF cutoff frequency can be set between 10 MHz and 25 MHz to support ultrasound applications with

different frequencies. In the CW mode, the output of the LNA goes to a low-power passive mixer with 16

selectable phase delays. Different phase delays can be applied to each analog input signal to perform an on-chip

beamforming operation. A harmonic filter in the CW mixer suppresses the third and fifth harmonic to enhance the

sensitivity of the CW Doppler measurement.

The 16 channels of the ADC die can be configured to operate with a resolution of 12 bits or 10 bits. The ADC

resolution can be traded off with conversion rate and can operate at maximum speeds of 80 MSPS and 100

MSPS at 12-bit and 10-bit resolution, respectively. Because each ADC alternately converts two VCA channels,

the resulting maximum sample rate of each of the 32 channels of the AFE is 40 MSPS and 50 MSPS in the 12-

bit and 10-bit modes, respectively. The ADC is designed to scale its power with sampling rate. The output

interface of the ADC comes out through a low-voltage differential signaling (LVDS), which can easily interface

with low-cost field-programmable gate arrays (FPGAs).

A very low-power AFE solution makes it suitable for system with strict battery-life requirement.

The AFE is available in a 15 mm × 15 mm 289-pin NFBGA package and is pin-compatible with the AFE5832

family.