công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

AX88172ATF bảng dữ liệu(PDF) 34 Page - ASIX Electronics Corporation

tên linh kiện AX88172ATF
Giải thích chi tiết về linh kiện  USB 2.0 to 10/100M Fast Ethernet Controller
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ASIX [ASIX Electronics Corporation]
Trang chủ  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88172ATF bảng dữ liệu(HTML) 34 Page - ASIX Electronics Corporation

Back Button AX88172ATF Datasheet HTML 30Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 31Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 32Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 33Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 34Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 35Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 36Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 37Page - ASIX Electronics Corporation AX88172ATF Datasheet HTML 38Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 45 page
background image
ASIX ELECTRONICS CORPORATION
34
AX88772A/AX88172A
Low-pin-count
USB 2.0 to 10/100M Fast Ethernet Controller
9.4.8
I2C Interface Timing
I2C Master Controller Timing table:
Symbol
Parameter
Standard
mode (Typ)
Fast mode
(Typ)
Unit
Fclk
I2C_SCL clock frequency.
100
400
KHz
Thigh High period of the I2C_SCL clock.
4.0
1.0
µs
Tlow
Low period of the I2C_SCL clock.
6.0
1.5
µs
Tsu_sta Setup time for a repeated START (Sr) condition.
4.0
1.0
µs
Thd_sta Hold time of (repeated) START (S) condition. After
this period, the first clock pulse is generated
4.0
1.0
µs
Tsu_dat Data Setup time.
2.0
0.5
µs
Thd_dat Data Hold time.
4.0
1.0
µs
Tsu_sto Data Setup time for STOP (P) condition.
4.0
1.0
µs
Tbuf
Bus free time between a STOP and START
condition.
Note 1
Note 1: It will be much greater than 22us because several factors can influence this parameter such as USB system
utilization, the CBW structure, and High/Full speed, etc.
I2C Slave Controller Timing Table:
Symbol
Parameter
Min
Typ
Max
Unit
Fclk
I2C_SCL clock frequency.
-
-
390
KHz
High period of the I2C_SCL clock in Fast mode.
0.6
-
-
µs
Thigh
High period of the I2C_SCL clock in Standard mode.
4.0
-
-
µs
Tlow
Low period of the I2C_SCL clock.
0.4
-
-
µs
Tsu_sta Setup time for a repeated START (Sr) condition.
1
-
-
Tsys_clk
(Note 2)
Thd_sta Hold time of (repeated) START (S) condition. After
this period, the first clock pulse is generated
3
-
-
Tsys_clk
Tsu_dat Data Setup time.
3
-
-
Tsys_clk
Thd_dat Data Hold time.
0.4
-
-
µs
Tsu_sto Data Setup time for STOP (P) condition.
1
-
-
Tsys_clk
Tbuf
Bus free time between a STOP and START condition.
-
-
-
Note 2: Tsys_clk =33.33ns for 30MHz operating system clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com