AS3953B datasheet(53/65 Pages) AMSOSRAM

53 / 65 page

Page 52

ams Datasheet

Document Feedback

[v1-04] 2016-Jan-07

AS3953B − Application Information

Figure 61:

Main Interrupt Register

Note(s):

1. At power-up and after Set Default command, content of this register is set to ‘0’.

2. After Main Interrupt Register is read, with the exception of bit0, the register content is set to ‘0’. The bit0 is set to ‘0’ only after the

corresponding interrupt register is read.

Address# 0Ah : Main Interrupt

Type: R

Bit

Name

Function

Comments

7I_pu

Power-up IRQ

I_wu_l4

Wake-up IRQ at entry in ACTIVE(*) state

5I_wu

Wake-up IRQ triggered by sending

Wake-Up command

I_rxs

IRQ due to start of receive

Applicable when receive frame is

put in FIFO

I_rxe

IRQ due to end of receive

Applicable when receive frame is

put in FIFO

I_txe

IRQ due to end of transmission

Applicable when data from FIFO is

sent

I_wl

IRQ due to FIFO water level

During receive informing that

FIFO is almost full and has to be

read out.

During transmit informing that

FIFO is almost empty and that

additional data has to be send

0I_aux

IRQ due to event displayed in the

Auxiliary Interrupt Register

AS3953B bảng dữ liệu(PDF) 53 Page - ams-OSRAM AG

AS3953B bảng dữ liệu(HTML) 53 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL