công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ACT4529M bảng dữ liệu(PDF) 10 Page - Qorvo, Inc

tên linh kiện ACT4529M
Giải thích chi tiết về linh kiện  40 V/3.0 A CV/CC Buck Converter Featuring QC2.0, USB Auto-Detect and USB-PD
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  QORVO [Qorvo, Inc]
Trang chủ  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT4529M bảng dữ liệu(HTML) 10 Page - Qorvo, Inc

Back Button ACT4529M Datasheet HTML 6Page - Qorvo, Inc ACT4529M Datasheet HTML 7Page - Qorvo, Inc ACT4529M Datasheet HTML 8Page - Qorvo, Inc ACT4529M Datasheet HTML 9Page - Qorvo, Inc ACT4529M Datasheet HTML 10Page - Qorvo, Inc ACT4529M Datasheet HTML 11Page - Qorvo, Inc ACT4529M Datasheet HTML 12Page - Qorvo, Inc ACT4529M Datasheet HTML 13Page - Qorvo, Inc ACT4529M Datasheet HTML 14Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
Data Sheet Rev. B, September 2020 | Subject to change without notice
10 of 16
www.qorvo.com
© 2020 Qorvo US, Inc. All rights reserved.
ACT4529M
40 V/3.0 A CV/CC Buck Converter Featuring QC2.0, USB Auto-Detect and USB-PD
APPLICATIONS INFORMATION
PCB Layout Guidance
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of
the IC.
1.
Arrange the power components to reduce the AC
loop size consisting of CIN, VIN pin, SW pin and the
Schottky diode and GND.
2.
Place input decoupling ceramic capacitor CIN as
close to VIN pin as possible. The GND side of CIN
must be placed as close as possible to to power
GND on the top layer. The traces should be short
and wide.
3.
The high power loss components, e.g. the controller,
Schottky diode, and the inductor should be placed
carefully to make the thermal spread evenly on
the board.
4.
Schottky anode pad and IC exposed pad should be
placed close to ground clips in CLA applications
5.
Use “Kelvin” or “4-wire” connection techniques from
the sense resistor pads directly to the CSP and
CSN pins. The CSP and CSN traces should be in
parallel to avoid interference.
6.
Place multiple vias between top and bottom GND
planes for best heat dissipation and noise immunity.
7.
Use short traces connecting HSB-CHSB-SW loop.
8.
SW node is noisy, switching from VIN to GND. Its
size should be minimized and it should be isolated
away from the rest of circuit for good EMI and low
noise operation.
Example PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com