công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MAS9090BS bảng dữ liệu(PDF) 5 Page - Micronas

tên linh kiện MAS9090BS
Giải thích chi tiết về linh kiện  LOW VOLTAGE 14-BIT LINEAR CODEC
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICRONAS [Micronas]
Trang chủ  http://www.micronas.com
Logo MICRONAS - Micronas

MAS9090BS bảng dữ liệu(HTML) 5 Page - Micronas

  MAS9090BS Datasheet HTML 1Page - Micronas MAS9090BS Datasheet HTML 2Page - Micronas MAS9090BS Datasheet HTML 3Page - Micronas MAS9090BS Datasheet HTML 4Page - Micronas MAS9090BS Datasheet HTML 5Page - Micronas MAS9090BS Datasheet HTML 6Page - Micronas MAS9090BS Datasheet HTML 7Page - Micronas MAS9090BS Datasheet HTML 8Page - Micronas MAS9090BS Datasheet HTML 9Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
DA9090B.001
January 14, 1998
5
TIMING SPECIFICATIONS
x Master Clock Timing
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Frequency of MCLK
fMCLK
programmable
512
1536
2048
kHz
Period of MCLK high/low
fMCK = 512
tWHM
tWLM
Measured from VIH to VIH
878
1074
ns
Period of MCLK high
fMCK = 1536, 2048
tWHM
Measured from VIH to VIH
80
ns
Period of MCLK low
fMCK = 1536, 2048
tWLM
Measured from VIL to VIL
80
ns
Rise time of MCLK
tRM
Measured from VIL to VIH
30
ns
Fall time of MCLK
tFM
Measured from VIH to VIL
30
ns
x PCM Interface Timing
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Hold time, MCLK low to FS low
tHMLF
17
ns
Setup time, FS high to MCLK low
tSFML
30
ns
Delay time, MCLK high to valid TX data
tDMHT
Load = 100pF
100
ns
Delay time, MCLK low to TX disabled
tDMLZ
10
100
ns
Delay time, FS high to valid TX data
tDFT
Load = 100pF
non-delayed mode only
100
ns
Setup time, RX data valid to MCLK low
tSRML
20
ns
Hold time, MCLK low to invalid RX data
tHMLR
10
ns
Hold time, MCLK high to FS low
tHMHF
30
ns
Setup time, FS high to MCLK high
tSFMH
30
ns
Delay time, MCLK low to valid TX data
tDMLT
Load = 100pF
100
ns
Delay time, MCLK high to TX disabled
tDMHZ
10
100
ns
Hold time, MCLK high to invalid RX data
tHMHR
20
ns
x Non-Delayed Data Timing Diagram
1
2
3
45
67
8/16
12
3
4
5
6
7
8/16
12
3
4
5
6
7
8/16
t
SRML
t
HMLR
t
WHM
t
WLM
t
DMLZ
t
RM
t
FM
t
HMLF
t
SFML
t
DFT
t
DMHT
MCLK
FS
TX
RX
In companded mode the timing is applied to 8 bits instead of 16 bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com