MCP3912B datasheet(22/83 Pages) MICROCHIP

22 / 83 page

MCP3912B

DS20006994A-page 22

 2025 Microchip Technology Inc. and its subsidiaries

4.3

DMCLK – Digital Master Clock

This is the clock frequency that is present on the digital

portion of the device after prescaling and division by four

(the equation below). This is also the sampling

frequency, which is the rate at which the modulator

outputs are refreshed. Each period of this clock corre-

sponds to one sample and one modulator output. See

Figure 4-1.

EQUATION 4-2:

4.4

DRCLK – Data Rate Clock

This is the output data rate (i.e., the rate at which the

ADCs output new data). New data are signaled by a

data ready pulse on the DR pin.

This data rate is dependent on the OSR and the

prescaler with the formula in the equation below.

EQUATION 4-3:

There is a notch in the filter transfer function at each

integer multiple of this rate because this is the output

data rate and because the decimation filter is a SINC

(or notch) filter.

Table 4-2 describes the various combinations of OSR

and PRESCALE and their associated AMCLK, DMCLK

and DRCLK rates.

DMCLK

AMCLK

---------------------

MCLK

4 PRESCALE



----------------------------------------

DRCLK

DMCLK

OSR

----------------------

AMCLK

4OSR



---------------------

MCLK

4 OSR PRESCALE



-----------------------------------------------------------

MCP3912B bảng dữ liệu(PDF) 22 Page - Microchip Technology

MCP3912B bảng dữ liệu(HTML) 22 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

bảng dữ liệu tải về

Link URL