KSZ9567R datasheet(67/233 Pages) MICROCHIP

67 / 233 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002329E-page 67

KSZ9567R

5.0

DEVICE REGISTERS

The KSZ9567R has a rich set of registers for device management. The registers are accessed by the SPI or I2C inter-

faces, or by in-band management. Alternatively, the MIIM interface can be used to access the PHY registers only. The

MIIM interface cannot access the switch registers.

A 16-bit address is used to access the device registers. This address is split into three hierarchical spaces, as shown

in Figure 5-1. These three spaces are used to designate the port/channel (4-bits), function (page) of the port (4-bits),

and register of function (8-bits). The individual ports are numbered 1 through 7. In the port space, a value of 0 is used

for global registers. Address bit 15 is always 0.

FIGURE 5-1:

= 0x0312

0 = Global

Function Space

(Page)

Port Space

Examples:

N = Port #

= 0xN408

Control,

Status,

Storage,

Etc.

0 = Operation

1 = I/O Interface

2 = PHY

3 = General

4 = Look-up Tables

5 = IEEE 1588 PTP

6-F = Reserved

0 = Operation

1 = PHY

2 = Reserved

3 = RGMII / MII / RMII

4 = MAC

5 = MIB Counters

6 = ACL

7 = Reserved

8 = Ingress – Classification, Policing

9 = Egress – Shaping

A = Queue management

B = Address lookup engine

C = IEEE 1588 PTP

D-F = Reserved

Address

Values of N

are 1 - 7

KSZ9567R bảng dữ liệu(PDF) 67 Page - Microchip Technology

KSZ9567R bảng dữ liệu(HTML) 67 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL