TMP86CM49NG datasheet(23/252 Pages) TOSHIBA

23 / 252 page

Page 9

TMP86CM49NG

2. Operational Description

2.1 CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

2.1.1 Memory Address Map

The TMP86CM49NG memory is composed MaskROM, RAM, DBR(Data buffer register) and SFR(Special

function register). They are all mapped in 64-Kbyte address space. Figure 2-1 shows the TMP86CM49NG

memory address map.

Figure 2-1 Memory Address Map

2.1.2 Program Memory (MaskROM)

The TMP86CM49NG has a 32768 bytes (Address 8000H to FFFFH) of program memory (MaskROM ).

SFR

0000H

64 bytes

SFR:

RAM:

Special function register includes:

I/O ports

Peripheral control registers

Peripheral status registers

System control registers

Program status word

Random access memory includes:

Data memory

Stack

003FH

RAM

0040H

1024

bytes

043FH

DBR

0F80H

128

bytes

DBR:

Data buffer register includes:

Peripheral control registers

Peripheral status registers

0FFFH

8000H

MaskROM:

Program memory

MaskROM

32768

bytes

FFB0H

Vector table for interrupts

(16 bytes)

FFBFH

FFC0H

Vector table for vector call instructions

(32 bytes)

FFDFH

FFE0H

Vector table for interrupts

(32 bytes)

FFFFH

TMP86CM49NG bảng dữ liệu(PDF) 23 Page - Toshiba Semiconductor

TMP86CM49NG bảng dữ liệu(HTML) 23 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL