TMP88CS77F datasheet(95/140 Pages) TOSHIBA

95 / 140 page

3-77-95

TMP88CP77/S77/U77

2007-10-23

(1) Acknowledge mode specification

Set the ACK (bit 4 in SBICR1) to “1” for operation in the acknowledge mode. The 88CP77/S77/U77

generates an additional clock pulse for an acknowledge signal when operating in the master mode.

In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the

acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA

pin is set to the low level in order to generate the acknowledge signal.

Reset the ACK for operation in the non-acknowledge mode. The 88CP77/S77/U77 do not generate a

clock pulse for the acknowledge signal when operating in the master mode.

In the acknowledge mode, the 88CP77/S77/U77 counts a clock pulse for the acknowledge signal

when operating in the slave mode. During the clock pulse, when the received slave address is the

same as the value set at the I2CAR or when a GENERAL CALL is received, the SDA pin is set to the

low

level in order to generate the acknowledge signal.

In the transmitter mode during the clock pulse cycle after matching the slave addresses or receiving

a GENERAL CALL, the SDA pin is released in order to receive the acknowledge signal from the

receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low level in

order to generate the acknowledge signal.

In non-acknowledge mode, the 88CP77/S77/U77 does not count a clock pulse for the acknowledge

signal when operating in the slave mode.

(2) Number of transfer bits

The BC (bits 7 to 5 in SBICR1) is used to select a number of bits for transmitting and receiving data.

Since the BC is cleared to “000” as a start condition, a slave address and direction bit transmissions

are always executed in 8 bits. Other than these, the BC retains a specified value.

(3) Serial clock

a. Clock source

The SCK (bits 2 to 0 in SBICR1) is used to select a maximum transfer frequency output

from the SCL pin in the master mode. Set a communication baud rate that meets the I2C

bus specification, such as the shortest pulse width of tLOW, based on the equations shown

below.In both master mode and slave mode, a pulse width of at least 4 machine cycles is

required for both high and low levels.

Figure 2-43. Clock Source

1/fscl

tLOW

tHIGH

tLOW = 2 /fc

tHIGH = 2 /fc + 8/fc

fscl = 1/(tLOW + tHIGH)

Note: fc ; High-frequency clock

(bits 2 to 0 in the SBICR1)

000

001

010

011

100

101

110

SCK

TMP88CS77F bảng dữ liệu(PDF) 95 Page - Toshiba Semiconductor

TMP88CS77F bảng dữ liệu(HTML) 95 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL