| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMP88CM38F bảng dữ liệu(PDF) 9 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP88CM38F bảng dữ liệu(HTML) 9 Page - Toshiba Semiconductor |
|
9 / 226 page ![]() TMP88CS38/CM38A/CP38A 2007-09-12 88CS38-9 1.4.1 Clock Generator The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains oscillation circuit: one for the high-frequency clock. The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN/XOUT pin, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin not connected. The TMP88CS38/CM38A/CP38A is not provided an LC oscillation. Figure 1.4.2 Examples of Resonator Connection Note: Accurate adjustment of the oscillation frequency: Although hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand. 1.4.2 Timing Generator The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions: 1. Generation of main system clock 2. Generation of source clocks for time base timer 3. Generation of source clocks for watchdog timer 4. Generation of internal source clocks for timer/counters TC1 to TC4 5. Generation of warm-up clocks for releasing STOP mode 6. Generation of a clock for releasing reset output (1) Configuration of timing generator The timing generator consists of a 21-stage divider with a divided by 3 prescaler, a main system clock generator, and machine cycle counters. During reset and at releasing STOP mode, the prescaler and the divider are cleared to “0”, however, the prescaler is not cleared. An input clock to the 7th stage of the divider depends on the operating mode. A divided by 256 of high-frequency clock (fc/28) is input to the 7th stage of the divider. XOUT XIN (Open) XIN (a) Crystal/Ceramic resonator (b) External oscillator High-frequency clock XOUT |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |