UPSD3422EB40U6 datasheet(163/293 Pages) STMICROELECTRONICS

163 / 293 page

uPSD34xx

USB interface

163/293

●

USB Control Register (UCTL)

The USB Control Register (see Table 80) is used to enable the SIE, make the Endpoint

FIFOs visible in the XDATA space and for generating a remote wakeup signal. Upon a

reset, the USB module is disabled and must be enabled by the CPU for communication

with the host over the USB.

Table 80.

USB control register (UCTL 0ECh, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

USBEN

VISIBLE

WAKEUP

Bit

Symbol

R/W

Definition

–

Reserved

–

Reserved

–

Reserved

–

Reserved

–

Reserved

USBEN

R/W

USB Enable

When this bit is set, the USB function is enabled and the SIE

responds to tokens from the host. When this bit is clear, the

USB function is disabled and does not respond to any tokens

from the host.

Note: A USB reset does not clear this bit. Disabling and

enabling the SIE using this bit resets part of the USB SIE state

machine and some of the bits in the USTA and UCON

registers.

1VISIBLE

R/W

USB FIFO VISIBLE

When this bit is set, the selected USB FIFO is accessible

(visible) in the XDATA space.

WAKEUP

R/W

Remote Wakeup Enable

This bit forces a resume or “K” state on the USB data lines to

initiate a remote wake-up. The CPU is responsible for

controlling the timing of the forced resume that must be

between 10ms and 15ms. Setting this bit will not cause the

RESUMF Bit to be set.

UPSD3422EB40U6 bảng dữ liệu(PDF) 163 Page - STMicroelectronics

UPSD3422EB40U6 bảng dữ liệu(HTML) 163 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL