công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SM5837AF bảng dữ liệu(PDF) 8 Page - Nippon Precision Circuits Inc

tên linh kiện SM5837AF
Giải thích chi tiết về linh kiện  Variable-length 1H Delay Line LSI
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NPC [Nippon Precision Circuits Inc]
Trang chủ  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5837AF bảng dữ liệu(HTML) 8 Page - Nippon Precision Circuits Inc

Back Button SM5837AF_06 Datasheet HTML 2Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 3Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 7Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 8Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 9Page - Nippon Precision Circuits Inc SM5837AF_06 Datasheet HTML 10Page - Nippon Precision Circuits Inc  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
SM5837AF
SEIKO NPC CORPORATION —8
Serial Input Set Method (PARA, SDI, SICK, LEN)
When PARA goes LOW, 3-input serial data set method is used to set the delay length. Inputs DL3 to DL10 are
ignored. SDI, SICK and LEN function as the serial data input, serial data shift clock and latch clock enable,
respectively.
The serial input data format, shown in figure XREF, comprises 11-bit serial data (S0 to S10) input on SDI in
sync with SICK. The data on SDI is clocked into the serial-to-parallel converter shift register on the rising edge
of SICK, and 11-bit parallel data is then latched into the delay length set register on the rising edge of LEN.
The delay length (LH) is determined by the input data S0 to S10 (just as for parallel input data DL0 to DL10) as
shown in equation 2. See also table 1.
Note that SICK and CLK can be asynchronous.
Delay Clock Input (CLK)
All 1H delay registers operate in sync with the delay clock CLK. The maximum clock frequency is 40MHz.
Input Data (DI0 to DI11)
DI0 to DI11 are the 12-bit data inputs.
Output Data (DO0 to DO11, OE)
DO0 to DO11 are the 12-bit data outputs. They are tristate outputs, with the output state selected by OE. When
OE is HIGH, the outputs are enabled. When OE is LOW, the outputs are disabled (high-impedance state).
Reset (RSTN)
At power-ON, the internal timing generator circuits must be initialized by a LOW-level input on RSTN. After
RSTN goes HIGH, the set delay length becomes active.
Dotted lines indicate possible SICK and LEN states.
Figure 1. Serial input data format
LH = 31 +
(2)
{Sk
× 2 }
Σ
10
k
k = 0
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
SDI
SICK
LEN



Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com