 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DAC8564IAPWR bảng dữ liệu(PDF) 31 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC8564IAPWR bảng dữ liệu(HTML) 31 Page - Texas Instruments |
|
|
31 / 46 page  www.ti.com OPERATION EXAMPLES: DAC8564 DAC8564 SBAS403A – JUNE 2007 – REVISED NOVEMBER 2007 For the following examples, ensure that DAC pins A0 and A1 are both connected to ground. Pins A0 and A1 must always match data bits DB22 and DB23 within the SPI write sequence/protocol. X = Don't care. Value can be either '0' or '1'. Example 1: Write to Data Buffer A Through Buffer D; Load DAC A Through DAC D Simultaneously • 1st: Write to data buffer A: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 0 0 0 0 0 DB15 DB14 DB13 DB12 DB11–DB0 • 2nd: Write to data buffer B: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 0 0 0 1 0 DB15 DB14 DB13 DB12 DB11–DB0 • 3rd: Write to data buffer C: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 0 0 1 0 0 DB15 DB14 DB13 DB12 DB11–DB0 • 4th: Write to data buffer D and simultaneously update all DACs: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 1 0 0 1 1 0 DB15 DB14 DB13 DB12 DB11–DB0 The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon completion of the 4th write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling edge of the fourth write cycle). Example 2: Load New Data to DAC A Through DAC D Sequentially • 1st: Write to data buffer A and load DAC A: DAC A output settles to specified value upon completion: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 1 0 0 0 0 DB15 DB14 DB13 DB12 D11–DB0 • 2nd: Write to data buffer B and load DAC B: DAC B output settles to specified value upon completion: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 1 0 0 1 0 DB15 DB14 DB13 DB12 D11–DB0 • 3rd: Write to data buffer C and load DAC C: DAC C output settles to specified value upon completion: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 1 0 1 0 0 DB15 DB14 DB13 DB12 D11–DB0 • 4th: Write to data buffer D and load DAC D: DAC D output settles to specified value upon completion: A1 A0 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11–DB0 (LD1) (LD0) (DAC Sel 1) (DAC Sel 0) (PD0) 0 0 0 1 0 1 1 0 DB15 DB14 DB13 DB12 D11–DB0 After completion of each write cycle, DAC analog output settles to the voltage specified. Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 31 Product Folder Link(s): DAC8564 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
