74LVC2G66DC datasheet(11/23 Pages) NXP

11 / 23 page

74LVC2G66_2

Product data sheet

Rev. 02 — 28 August 2007

11 of 23

NXP Semiconductors

74LVC2G66

Bilateral switch

11.1 Waveforms and test circuit

Measurement points are given in Table 10.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 16. Input (nY or nZ) to output (nZ or nY) propagation delays

001aaa541

tPLH

tPHL

nY or nZ

input

nZ or nY

output

GND

VOH

VOL

Measurement points are given in Table 10.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 17. Enable and disable times

001aaa542

tPLZ

tPHZ

switch

disabled

switch

enabled

switch

enabled

output

LOW-to-OFF

OFF-to-LOW

output

HIGH-to-OFF

OFF-to-HIGH

nE input

nY or nZ

VOL

VOH

VCC

GND

tPZL

tPZH

Table 10.

Measurement points

Supply voltage

Input

Output

VCC

1.65 V to 1.95 V

0.5VCC

VOL + 0.15 V

VOH − 0.15 V

2.3 V to 2.7 V

0.5VCC

VOL + 0.15 V

VOH − 0.15 V

2.7 V

1.5 V

VOL + 0.3 V

VOH − 0.3 V

3.0 V to 3.6 V

1.5 V

VOL + 0.3 V

VOH − 0.3 V

4.5 V to 5.5 V

0.5VCC

VOL + 0.3 V

VOH − 0.3 V

74LVC2G66DC bảng dữ liệu(PDF) 11 Page - NXP Semiconductors

74LVC2G66DC bảng dữ liệu(HTML) 11 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL