TAS5028A datasheet(49/82 Pages) TI

49 / 82 page

Serial Audio Interface Control and Timing

SLES120 − September 2004

TAS5028A

3.6.9 Volume Control

3.6.9.1

Control Signal Parameters Over Recommended Operating Conditions (Unless

Otherwise Noted)

PARAMETER

TEST CONDITIONS

MIN

MAX

UNITS

Maximum attenuation before mute

Individual volume, master volume or a

combination of both

–127

Maximum gain

Individual volume, master volume

Maximum volume before the onset of clipping

0-dB input, any modulation limit

3.7

Serial Audio Interface Control and Timing

3.7.1 I2S Timing

I2S timing uses an LRCLK to define when the data being transmitted is for the left channel and when it is for

the right channel. The LRCLK is low for the left channel and high for the right channel. A bit clock running at

64 × Fs is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes

state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of

bit clock. The TAS5028A masks unused trailing data bit positions.

23 22

SCLK

32 Clks

LRCLK (Note Reversed Phase)

Left Channel

24-Bit Mode

19 18

20-Bit Mode

16-Bit Mode

15 14

MSB

LSB

23 22

SCLK

32 Clks

Right Channel

19 18

15 14

MSB

LSB

2-Channel I2S (Philips Format) Stereo Input

NOTE: All data presented in 2s complement form with MSB first.

Figure 3−9. I2S Format 64−Fs Format

TAS5028A bảng dữ liệu(PDF) 49 Page - Texas Instruments

TAS5028A bảng dữ liệu(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL