VIPER50B datasheet(15/20 Pages) STMICROELECTRONICS

15 / 20 page

frequency source. Figure 20 shows one possible

schematic to be adapted depending the specific

needs. If the proposed schematic is used, the

pulse duration must be kept at a low value (500ns

is sufficient) for minimizing consumption. The

optocoupler must be able to provide 20mA

through the optotransistor.

PRIMARY PEAK CURRENT LIMITATION

The primary IDPEAK current and, as resulting

effect, the output power can be limited using the

simple circuit shown in figure 21. The circuit

based on Q1, R1 and R2 clamps the voltage on

the COMP pin in order to limit the primary peak

current of the device to a value:

IDPEAK

VCOMP

− 0.5

HID

where:

VCOMP = 0.6 x

+ R2

The suggested value for R1+R2 is in the range of

220K

Ω.

OVER-TEMPERATURE PROTECTION:

Over-temperature protection is based on chip

temperature sensing. The minimum junction

temperature at which over-temperature cut-out

occurs is 140

oC while the typical value is 160oC.

The device is automatically restarted when the

junction temperature decreases to the restart

temperature threshold that is typically 40

oC below

Figure 19: Slope Compensation

13V

OSC

COMP

S OURCE

DRAIN

VD D

VIPer50B

FC00361

13V

OSC

COMP

SOURCE

DRAIN

VDD

VIPer50B

FC00351

Figure 18: Typical Compensation Network

13V

OSC

COMP SOURCE

DRAIN

VDD

VIPer50B

10 k

Ω

FC00 370

Figure 20:External Clock Synchronization

Figure 21:Current Limitation Circuit Example

13V

OSC

COMP

SOURCE

DRAIN

VDD

VIPer50B

FC 003 80

VIPER50B/BSP

15/20

VIPER50B bảng dữ liệu(PDF) 15 Page - STMicroelectronics

VIPER50B bảng dữ liệu(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL